Patent

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant(s): Peter Capofreddi	Re: Information Disclosure Statement
Serial No.: 10/749,575	Group: not yet assigned
	Examiner: not yet assigned
Filed: December 31, 2003	Our Ref: B-3932 617882-7
For: "OVERSAMPLING D/A CONVERTER AND METHOD FOR SHAPING NONLINEAR INTERSYMBOL INTERFERENCE IN AN OVERSAMPLING D/A CONVERTER"	Date: February 9, 2004

Commissioner for Patents
P.O. Box 1450
Alexandria VA, 22313-1450

Sir:

In accordance with the Applicant's duty to disclose information which may be material to the examination of this application, the undersigned respectfully requests that the Examiner consider on the merits the documents listed on the enclosed Form PTO-1449 (modified) before issuing the first Office Action on the merits. Copies of the foreign patent documents and the non-patent publications listed on the enclosed Form PTO-1449 (modified) are enclosed herewith for the Examiner's convenience. Copies of the U.S. patent documents listed on the enclosed Form PTO-1449 (modified) are not enclosed, pursuant to Deputy Commissioner Stephen G. Kunin's Pre OG Notice dated July 11, 2003.

The filing of this Information Disclosure Statement (IDS) shall not be construed as a representation that a search has been made (37 C.F.R. 1.97(g)), an admission that the information cited is, or is considered to be, material to patentability, or that no other material information exists.

The Applicant believes that this IDS is being submitted before the issuance of a first Office Action on the merits and before the issuance of a Final Rejection or Notice of Allowance. Therefore, no official fees should be due; and this IDS should be considered on the merits. If this IDS is being submitted after the issuance of the first Office Action on the merits and before the issuance of a Final Rejection or Notice of Allowance, please contact the

undersigned to authorize a payment of $180.00 (or any other required amount), which is the fee set forth in 37 C.F.R. § 1.97(c), if the Examiner believes that such a fee is due in order for this IDS to be considered on the merits.

The filing of this Information Disclosure Statement shall not be construed as an admission against interest in any manner. (Notice of January 9, 1992, 1135 O.G. 13-25, at 25.

The person making this statement is the practitioner who signs below on the basis of information supplied by an individual associated with the filing and prosecution of this application (37 C.F.R. § 1.56(c)) and on the basis of information in the practitioner's file.

I hereby certify that this correspondence is being deposited with the United States Postal Service with sufficient postage as first-class mail in an envelope addressed to the "Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450", on February 9, 2004 by Shana Morda.

Respectfully submitted,

Ross A. Schmitt
Attorney for Applicant
Reg. No. 42,529

LADAS & PARRY
5670 Wilshire Boulevard
Suite 2100
Los Angeles, CA 90036
(323) 934-2300

Enclosures: Form PTO-1449 (modified) (1 page)
Copy of Non-U.S. Patent documents listed on Form PTO-1449 (modified)

Form PTO-1449 (Modified)	*ATTY DOCKET NO.* B-3932 617882-7	*U.S. SERIAL NO.* 10/749,575
LIST OF PATENTS AND PUBLICATIONS STATEMENT	*APPLICANT(S)* Peter CAPOFREDDI	
	FILING DATE December 31, 2003	*GROUP* not yet assigned

U.S. PATENT DOCUMENTS

EXAMINER INITIAL	DOCUMENT NUMBER	ISSUE DATE	NAME	CLASS	SUBCLASS	FILING DATE or 102(e) DATE IF APPROPRIATE
	6,005,505	12/1999	Linz	341	143	

FOREIGN PATENT DOCUMENTS

	DOCUMENT NUMBER	PUBLICATION DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES/NO

OTHER DOCUMENTS (Including Author, Title, Date, Pertinent Pages, Etc.)

	Adams, R., et al., "A 113-dB SNR Oversampling DAC with Segmented Noise-Shaped Scrambling," *IEEE Journal of Solid-State Circuits*, Vol. 33, No. 12, pp. 1871-1878 (December 1998).	
	Adams, R., et al., "Stability Theory for $\Delta\Sigma$ Modulators," *Delta-Sigma Data Converters*, IEEE Press, New Jersey, pp. 141-152 (1997)	
	Proakis, J.G., et al., *Communication Systems Engineering*, Prentice Hall, New Jersey, pp. 276-282 (1994).	
	Rugh, W., *Nonlinear System Theory: The Volterra/Wiener Approach*, Johns Hopkins University Press, London, pp. 253-255 (1981).	
	Su, D.K., et al., "A CMOS Oversampling D/A Converter with a Current-Mode Semi-Digital Reconstruction Filter," *IEEE International Solid-State Circuits Conference*, pp. 230-231 (1993)	
	Weiner, D., et al., *Sinusoidal Analysis and Modeling of Weakly Nonlinear Circuits with Application to Nonlinear Interference Effects*, Van Nostrand Reinhold Company, New York, pp. 82-84 (1980)	

EXAMINER	*DATE CONSIDERED*

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.